Representation of Function Variants for Embedded System Optimization and Synthesis by K. Richter et al.
Representation of Function Variants for
Embedded System Optimization and Synthesis
K. Richter, D. Ziegenbein, R. Ernst
IDA / TU Braunschweig
D-38106 Braunschweig / Germany
richter ziegenbein ernst @ida.ing.tu-bs.de
L. Thiele
TIK / ETH Z¨ urich
CH-8092 Z¨ urich / Switzerland
thiele@tik.ee.ethz.ch
J. Teich
DATE / UNI Paderborn
D-33098 Paderborn / Germany
teich@date.uni-paderborn.de
Abstract
Many embedded systems are implemented with a set of alternative
function variants to adapt the system to different applications or
environments. This paper proposes a novel approach for the coher-
ent representation and selection of function variants in the different
phases of the design process. In this context, the modeling of re-
conﬁguration of system parts is supported in a natural way. Using
a real example from the video processing domain, the approach is
explained and validated.
1 Introduction
Many embedded systems are implemented with a ﬁxed core func-
tion and a set of alternative function variants to adapt the system
to different applications or environments. Examples are TV sets
which can be adapted to different standards or automotive control
systems to be used in countries with different emission laws. Func-
tion variants are mutually exclusive, i.e. only one variant of a set
of alternative functions is selected a time. There may be several of
those variant sets in one embedded system, e.g. for different input
and output standards of a multi-media device. The variant selection
for these sets may be related or independent.
Once a function variant is selected, it remains ﬁxed throughout
the operation of that system. In contrast, a system may have dif-
ferent modes of operation [1, 9] which are mutually exclusive, as
well, but can be changed dynamically during system operation with
a transition from one mode to another. As an example, call set-up,
connected, disconnect, and stand-by could be modes of a mobile
communication device. The distinctive feature of modes and vari-
ants is that modes and mode transitions are part of a single system
function while function variants deﬁne alternative system functions
without transitions between them.
With increasing embedded system complexity, system design
will have to resort to conﬁgurable systems in order to reach the
required design productivity and a sufﬁcient market share to make
largesystems-on-a-chipproﬁtable. Theuseoffunctionvariantswill
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beakeytechniqueinthiscontext. Asapopularexample, thePhilips
TriMedia processor already contains several coprocessors with pre-
deﬁned function variants for different standards and applications
[7].
Functionvariantselectioncanoccuratdifferentstagesofaprod-
uct life time corresponding to different variant types. Production
variants are selected at production time, e.g. by downloading a
certain software variant into an EPROM. Run-time variants are se-
lected at system start-up time, e.g. as part of a boot sequence which
reads switches or ﬂash memory stored parameters. In both cases,
system optimization can assume that the system’s variants can not
be changed during system operation.
A more complicated selection process is found in dynamically
reconﬁgurable architectures. Here, a subsystem is typically con-
ﬁgured by a higher level controller to execute a function which the
subsystem itself cannot change. In other words, what appears as a
variant at the subsystem level becomes a system mode at the con-
troller level. The same dependency can be found in programmable
coprocessors, such as a ﬁlter processor (subsystem) which cannot
change its own function but is controlled by a core processor [7]. A
more elaborate discussion of system design with function variants
and ﬂexibility requirements can be found in [2].
Since function variants and, consequently, variant selection are
not part of the (sub)system function, their representation should be
treated independently. We will ﬁrst focus on function variant rep-
resentation. Function variants deﬁne a set of system behavior al-
ternatives. On the other hand, system speciﬁcation languages and
high-levelsystemrepresentations typically describea single system
behavior, only, (e.g. [4]). Such design representations are appropri-
atetoimplementasinglevariant, butthey arenotableto capture the
complete design with all variants, and therefore, are not sufﬁcient
for our purpose of system optimization.
So far, there are only few proposals in literature to include vari-
ants in system synthesis. In [6], all variants (in this case differ-
ent applications) including timing constraints are enumerated and
serialized into a single large task which is synthesized to a hard-
ware, such that all timing constraints of all variants are met. This
approach is based on a uniﬁed representation of all variants, but
works for single process systems with single time constraints, only.
In contrast, the authors in [5] use separate representations but seri-
alizethedesignprocessbyincrementally synthesizingthe hardware
architecture for one variant (application) at a time. Both groups re-
porta dominantinﬂuenceof theserializationorderonresultquality.
These serialization approaches assume a certain synthesis tech-
nique and are not easily applicable to more complex systems with
multiple concurrent processes and multiple time constraints. Also,
enumeration of system variants becomes infeasible with larger sys-
tems. Nevertheless, this research clearly demonstrated the feasibil-
ity and the cost beneﬁts of synthesis regarding function variants.The function variant representation should consider the variant
selection mechanism to allow an implementation as run-time vari-
ants or with a reconﬁgurable architecture. The representation of
the mechanism should support the reuse of a system part, possibly
with a different function variant type. To give an example, a net-
work protocol that has been implemented as a production variant in
hardware might end up as a software-implemented run-time vari-
ant in the next product generation. Selection mechanisms have not
beenconsideredinpreviousworkonsystemsynthesiswithfunction
variants.
In summary, function variant representationis an unsolved prob-
lem. The few previous papers [6, 5] on this topic focused on syn-
thesis with variants thereby tailoring the design representation to
the speciﬁc synthesis algorithm and limited system model. In-
stead, the work presented here seeks a more general approach to
capture function variants and variant selection in the design repre-
sentation. Generality shall not come at the cost of additional design
constraints such that model limitations resulting from the introduc-
tion of variants shall be minimized. This is a challenging task, and
this paper will concentrate on the proposed solution while applica-
tion to synthesis is deferred to later work.
As a basis, we use the SPI communicating process model [8, 9]
which is speciﬁcally targeted to system synthesis. It is very suit-
able as a starting point offering a homogeneous data and control
ﬂow with local process modes which simpliﬁes the representation
of variant selection mechanisms. Moreover, SPI processes are rep-
resented by behavior intervals (upper and lower bounds on commu-
nicated data, timing, ...) which allows to combine many variants in
a single abstract process in order to simplify the design process and
support reuse. Most importantly, we could show previously [8, 9]
that SPI can be used as a common representation for very different
models of computation. This is a prerequisite for the goal of a more
general approach.
After a short introduction of the SPI model, the paper will derive
the model extensions to represent function variants and variant se-
lection. The representationis, then, illustrated with somesimpliﬁed
examples. Finally, we will draw some conclusions.
2 The SPI Model
In this section, the concepts of the SPI (System Property Intervals)
model [8, 9] necessary for the understanding of this paper are intro-
duced. It has to be stressed that the main goal of this paper is not to
speciﬁcally extend the SPI model but to introduce the concepts of
function variant representation and selection. SPI has been chosen
only to demonstrate the approach.
In the SPI model, the system is represented as a set of concur-
rent processes which communicate via unidirectional channels that
are either FIFO-ordered queues (destructive read) or registers (de-
structive write). Such models are usually represented as directed,
bipartite graphs. A model graph in SPI consists of process nodes
(P), channel nodes (C) and directed communication edges (E).
While each channel node simply transfers data from the sender
to the receiver without any transformation, the functionality of pro-
cess nodes can be of arbitrary complexity. But the exact internal
behaviorof the processesand functionality performedby themdoes
not have to be known for the purpose of optimization at the process
level. Thus, processes and channels are modeled only by their ab-
stract external behavior. This behavior is captured by a small set of
parameters which are extracted from the original speciﬁcation and
annotated to the graph nodes. The next paragraphs brieﬂy review
the parameters that are important in the context of this paper.
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Figure 1: SPI Example
At each process execution, a process maps input data to output
data. However, since we are not interested in the function per-
formed by a process, the communicated data is only represented by
the amount of data. For example, process p1 in Figure 1 consumes
1 data token and produces 2 data tokens at each execution. The
latency of p1 (i.e. the difference between starting and completion
time of p1) is 1ms. This process is completely determinate and all
parameters are ﬁxed in value. This is not necessarily the case for all
processes, since the information about the behavior may be incom-
plete or uncertain due to a possibly data-dependent functionality or
internal state. Process p2 for example is speciﬁed with intervals for
the modeling parameters. Such intervals represent lower and upper
bounds for the actual value of the parameter. Thus, p2 consumes at
least 1 and at most 3 tokens from channel c1 and produces at least
2 and at most 5 tokens on channel c2, respectively. The execution
latency is between 3ms and 5ms.
Mostly, the parameters of a process are not independent from
each other but strongly correlated. For a more accurate modeling,
such correlation information can be speciﬁed by means of sets of
process modes. Each mode thereby represents a subset of all possi-
ble process behaviors. For example, process p2 can be represented
as having two alternative modes:
m1 3ms 1 2
m2 5ms 3 5
Then e.g. in mode m1 process p2’s latency is 3ms, it consumes 1
token and produces 2 tokens, etc. Nevertheless, without specifying
rules for the selection of a mode, the behavior of process p2 is still
uncertain since p2 may execute in m1 or in m2.
Usually, processes adapt their behavior based on the contents
of the consumed data. Since data is previously represented by its
amount only, processesmay add virtual mode tagsto produced data
tokens to visualize certain content information. Then, the receiving
process can select a particular mode depending on the availability
ofcertain modetags. Therefore,anactivation functionisassociated
with each process that may be formulated as a set of rules. These
rules map input token predicates to modes. A predicate in this case
is either ‘true’ or ‘false’ depending on the number of tokens and the
tag set of the ﬁrst visible token on the input channels of the process.
For process p2 from the above example, these rules could be:
a1 : c1 num 1 ‘a’ c1 tag m1
a2 : c1 num 3 ‘b’ c1 tag m2
Assuming that process p1 adds one of the tags ‘a’ or ‘b’ to the
tag set of all produced tokens, the behavior of p2 is completely
determinate. If there is at least 1 available token on channel c1 and
if the tag ‘a’ is included in the tag set of this token, process p2 is
activated in mode m1. Analogously, if there are at least 3 tokens
available on c1 and the ﬁrst one has ‘b’ in its tag set, p2 is activated
in mode m2. Obviously, if there is not tag on the ﬁrst visible token
on channel c1, no activation rule is enabled and the process is not
activated. Such situations can be ignored due to the assumption of
correct models.Above, the SPI model has been reviewed as precise as neces-
sary for the understanding of this paper. However, the SPI model
has been formally deﬁned in [8, 9]. Update rules have been intro-
duced to formally show how modelings evolve over time. Further-
more, the concept of virtuality for processes and channels enables
to model the system and the environment coherently. Timing con-
straints have been deﬁned as well as a constructive method to check
their compliance. It has been shown that the SPI model is capa-
ble to capture the needed information for scheduling and allocation
from static and dynamic data ﬂow models, hardware description
languages, real time operating system’s process models and state-
based models.
3 Function Variants
After reviewing the basic ideas of SPI, the following sections con-
tain the novel aspects of this paper, that is the modeling of function
variants and dynamic variant selection. As already mentioned in
the introduction, systems may differ in parts of the functionality
while having other parts in common, e.g. multi-standard TV sets.
Instead of one single modeling for each of the system’s variants, all
variants need to be represented in a complete modeling to support
overall system design optimization. Therefore, the SPI model is
extended by a few simple but powerful constructs.
Asmentionedin theprevioussection, all functionality residesin-
side the nodes while edges deﬁne the interaction structure. Usually,
it can be assumed that cohering functional parts of a system de-
scription are mapped to connected subgraphs in SPI. Thus, chang-
ing a system’s variant in the functional description corresponds to
exchanging subgraphs in SPI. Such subgraphs are usually repre-
sented as clusters. A cluster contains a set of graph elements which
communicate through the cluster border via input and output ports.
Deﬁnition 1 (Cluster)
A cluster is a tuple I O P C E where I denotes the set of
input ports and O the set of output ports, respectively. P denotes
the set of embedded processes, C the embedded channels, and E
P C O C I P the embedded edges.
denotes the set of embedded interfaces to be deﬁned later. The out-
degree of input-portsand channels andthe in-degree of output ports
and channels is at most one.
Clustering does not add functionality to the model and is only
a structuring concept. The only restriction in this context is that a
cluster, like a process, can only be connected to channels.
Now, a system with two function variants can be represented
consisting of three parts. The ﬁrst common part contains all el-
ements that are not variant-dependent, while the remaining parts
are mutually exclusive clusters which represent the distinct func-
tion variants. Evidently, both clusters must have the same external
connections in terms of input and output ports, since otherwise they
could not be reasonably exchanged by each other. In other words,
the three parts need a common interface.
Deﬁnition 2 (Interface)
An interface is a tuple I O where I denotes the set of input
ports, O the set of output ports, and the set of clusters associated
with this interface. Each cluster matches the interface in terms of
input and output ports.
Using these two constructs, a system part for which different
function variants exist can be represented by an interface with a
set of different clusters associated. Then, each function variant is
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Figure 2: Example System with Two Function Variants
represented by exactly one of the clusters. An example for a system
part with two function variants is the interface 1 in Figure 2. The
different variants are depicted as clusters 1 and 2.
4 Function Variant Selection
So far, concepts have been introduced to represent mutually exclu-
sive function variants in SPI. In this section, the selection mecha-
nismsof the three different types of function variants are explained.
Productionvariants are selected bythe designer beforethe actual
run-time of the system, i.e. at production time. The ﬁnal product
implements one single function variant only without any selection
capabilities. Clearly, this selection type is not part of the system’s
functionality and does not have to be modeled.
As already mentioned in the introduction, a more complicated
selection process can be found in reconﬁgurable architectures.
Here, a subsystem is typically conﬁgured by a higher level con-
troller to execute a function which the subsystem itself cannot
change. As previously mentioned, different function variants are
represented by different clusters for one interface. Thus, the func-
tion variant selection corresponds to a cluster selection at the inter-
face border, triggered by incoming data. Analogous to the mode
selection mechanism for processes, we therefore associate a cluster
selection function with interfaces. When a new conﬁguration is se-
lected, a conﬁguration step must be inserted. This step consumes
time, the conﬁguration latency, that has to be considered. Addi-
tionally, we may want to access information about the currently
selected cluster. Thus, this must be kept by means of an additional
parameter.
Deﬁnition 3 (Cluster Selection)
Associated with each interface , there may by a Cluster Selection
Functionthatmaybeformulatedasaﬁnitesetofrules whereeach
rule is a mapping of an input token predicate to one dedicated clus-
ter. The predicate of a rule is a function on the tag sets c tag
of the ﬁrst available token on some input channels c Inputs .
The value of the predicate is either ’true’ or ’false’.
Associated with each interface and each cluster there
is a conﬁguration latency tconf that denotes the time needed to con-
ﬁgure interface with cluster .
Associatedwith eachinterface theremaybea parameter cur
that denotes the currently selected cluster of interface at a
given point in time.i
o
Rules 1 2
Interface 1
PUser
CV
C
CIn
Cluster 1 tconf
Cluster 2 tconf
Figure 3: Selection of Run-Time Variants
Run-time variants are selected once at system start-up. One pa-
rameter, predeﬁned or set by a user, is evaluated and one particular
cluster is selected by the interface. An example for the selection of
run-time variants is depicted in Figure 3. Process PUser models the
user who selects the function variant. It writes a token on channel
CV that has an associated tag which is either ‘V 1’ or ‘V 2’ indicat-
ing the desired function variant. This tag is evaluated by the cluster
selection rules of the interface and the interface is replaced by the
corresponding cluster. The cluster selection rules are:
1 : ‘V 1’ CV tag 1
2 : ‘V 2’ CV tag 2
To keep the examples understandable we omitted certain model-
ing elements needed to constrainthe behaviorof somesystemparts,
in this case PUser to execute only once in the beginning.
In contrast to these run-time variants which are selected once
and then remain ﬁxed throughout the time of system operation, the
dynamic selection of variants typically requires the replacement of
clusters at run-time. This situation can be detected by comparing
the newly selected cluster with the current one, stored in parameter
cur. Since parts of the cluster to be replaced may be in execution,
this mayinclude terminating the running cluster andtheninstantiat-
ing the new cluster. Evidently, the termination of a running cluster
results in the loss of all data on the internal channels. Although this
might be acceptable in certain situations, it may not be desired in
others, e.g. when the selection of a new protocol for a communi-
cation device must be delayed until the preceeding block has been
correctly transmitted. Hence, clusters may sometimes require to
complete part of their functionality before they may be terminated.
In other words, the functionally coherent execution of a cluster as
a whole may need to be guaranteed for a correct behavior of the
entire system. The possible termination delay has to be accounted
for in the corresponding conﬁguration latency.
The approach we propose is this paper is to abstract clusters
to processes and to use the concept of process modes to repre-
sent dynamic function variant selection. This way, we beneﬁt from
the similarities between the concept of interfaces with dynamically
changingclustersand processes with mutually exclusive modesand
dynamic mode selection depending on incoming data. Therefore,
the setof clustershas tobemappedto a setof processmodes. Obvi-
ously, the process parameters have to be extracted from the original
speciﬁcation of the clusters in consideration of the selection func-
tion of the interface. These parameters are latency time, production
and consumption rates and the activation function. Depending on
the contents of the clusters and the cluster selection function, this
extractionprocesscanbecomplex,it mayevenincludethemapping
of a single cluster to several modes. Thereby, additional designer
knowledge allows abstraction at different levels of detail to particu-
larly focus on the signiﬁcant points, e.g. some situations of cluster
terminationmaybelesscriticalthanothers. Then, theprocessmode
determinesthe selected cluster and, thus, the selected function vari-
ant. Additionally, the parameter extraction should be carried out
carefully, not to construct any pitfalls like dead locks, etc.
Sofar, wehavenotaccountedforreconﬁguration,i.e.thechange
fromonefunctionvarianttoanother. Thishappens,whenthemodes
oftwoconsecutiveprocessexecutionshavebeenextractedfromdif-
ferent clusters. In this case, a reconﬁguration step must be inserted
between these process executions. As previously mentioned, this
step consumes time, the reconﬁguration latency, that has to be con-
sidered. Because modes are not stored in a process, this situation
can not be detected unless the current conﬁguration (or cluster) is
stored and annotated to the process. Therefore, the concept of con-
ﬁgurations is deﬁned.
Deﬁnition 4 (Conﬁgurations)
Associated with each process p P, there may be a set of conﬁgu-
rations CONF conf1 confn where n is the number of func-
tion variants or clusters of process p, conf m1 mj is a set of
process modes m and j the number of modes in one conﬁguration
conf. All modes within one conﬁguration are extracted from the
same function variant or cluster.
Associated with each process p P and each conﬁguration
conf CONF, there is a (re)conﬁguration latencytconf that denotes
the time needed to conﬁgure process p with conﬁguration conf.
Associated with each process p P, there may be a parameter
confcur CONF that denotes the current conﬁguration of process p
at a given point in time.
At the subsystem level, it can be analyzed whether a newly ac-
tivated mode belongs to the current conﬁguration and, thus, to the
current function variant, or not. If not, a new conﬁguration is se-
lected according to the conﬁguration set of the process. The value
of confcur is updated and the process is reconﬁgured. Thereby, the
old conﬁguration is destroyed including all internal buffers. Af-
ter the reconﬁguration latency, the process is executed in the newly
activated mode. From the higher level point of view, the reconﬁgu-
ration latency is simply added to the process execution latency for
this execution.
As an example, we apply this procedure to our example system
on Figure 3. Therefore, we replace the interface 1 by a process
PVar with two associated conﬁgurations, namely conf1 and conf2.
The measured latencies are tconf 1 and tconf 2. Each of the conﬁg-
urations contains the modes extracted from one of the clusters. In
theexample,the extractionprocessresults in two processmodesfor
cluster 1 and three modes for 2 respectively. Now, we can derive
an activation function for process PVar that considers the consump-
tion rates of the individual modes as well as the variant selection.
This function is represented as a set of activation rules as follows:
a1 : CIn num x CV num 1 ‘V 1’ CV tag conf1
a2 : CIn num y CV num 1 ‘V 2’ CV tag conf2
Note, that x and y result from the parameter extraction process.
The corresponding activation condition only ensures that there are
enough available tokens on the incoming channelCIn to execute the
process in the particular mode. However, the actual decision about
the conﬁguration and thus the function variant solely depends on
the tag of the token on channel CV. Clearly, these rules can be
further reﬁned to map input token predicates to actual modes by
taking into account more information about the associated clusters.
Nevertheless, the given rules are sufﬁcient for the representation of
function variant selection.5 Examples
Inthissection,wediscussonetheoreticaldesignscenariotodemon-
strate the advantages of the proposed approach. Finally, a larger
example from the video processing domain is presented.
The single SPI graph in the Figure 2 represents two indepen-
dent systems or applications, each of those can be simply derived
by replacing the interface 1 by either cluster 1 or cluster 2. The
advantage of a representation with variants becomes obvious when
considering the subsequent synthesis steps module selection, allo-
cationandscheduling. Insteadofanindependentsynthesiscyclefor
each application, the approach featuring a representation with func-
tion variants provides the possibility of overall system optimization
and potentially decreases the total design time.
System optimization effort is usually targeted to minimize the
(hardware) cost of a system as long as a correct timing behavior
can be guaranteed. Considering commonalities between applica-
tions during synthesis helps to facilitate reuse of components thus
reducing design cost. Independent synthesis of two applications
may result in two completely different hardware architectures, even
if the systems overlap in large parts of their functionality. The in-
dependent synthesis results for the systems of Figure 2 are shown
in Table 1 (Application 1 and Application 2). The columns 2 and 4
denote which parts of the design are mapped to software and hard-
ware parts, columns 3 and 5 represent the associated processor and
ASIC cost, the total cost is given in column 6 and the design time
is shown in column 7. Both systems can be best synthesized by im-
plementing the processes PA and PB in software and to use ASICs
for the cluster 1 or 2 respectively.
Software Hardware Total Time
Application 1 PA, PB 15 1 19 34 67
Application 2 PA, PB 15 2 23 38 73
Superposition PA, PB 15 1, 2 42 57 140
With variants 1, PB 15 PA 26 41 118
Table 1: System Cost
As mentioned in the introduction, it is often desirable to use a
common target architecture (hardware) for a set of applications.
Then, the particular application can be ﬁxed by a simple conﬁgura-
tion step either by downloading the software part into an EPROM
(production variants) or as part of a bootstrap (run-time variants).
This enables vendors to delay their decision about the actual appli-
cation, so they are more ﬂexible and can react to changing market
situations quickly. Reconﬁguration is an issue, too.
One possible approach to such ﬂexible architectures is to super-
pose the individual implementations to form the desired architec-
ture. Line 3 (Superposition) of Table 1 shows the resulting system
cost for the known example. Since the software processes PA and
PB are part of both applications, the software part can be reused
directly from the two independent implementations without addi-
tional processor cost. In contrast, the hardware parts are different
and both have to be included in the superposition. Clearly, the hard-
ware cost adds up.
The disadvantage of this procedure is that optimization is lim-
ited to single applications without considering the ﬁnal superposi-
tion step. The possibility to specify different variants in one single
design representation enables overall system optimization on a set
of applications as a whole. Such an optimization might result in a
different mapping of processes to resources. For the example sys-
tem of Figure 2, this has the following effects. Now, process PA
has been moved to hardware while both variants (clusters) of in-
terface 1 are implemented in software. Since the clusters 1 and
2 are mutually exclusive at run-time, the available processor per-
formance is not exceeded. Each of the clusters only needs to share
the processor with process PB. Apparently, the hardware cost has
increased compared to the individual applications (lines 1 and 2 in
Table 1). However, the overall beneﬁt results from the decision to
map PA to hardware. Since PA is contained in all variants (appli-
cations), the same ASIC can be used for both implementations. In
consequence, thehardwarecost is remarkablylowerthan that of the
superposition in line 3.
Additionally, a beneﬁcial side effect of a synthesis method using
variants over independent synthesis is that the overall design time
is expected to decrease. The explanation is straight forward. When
synthesizing n systems individually, a process that occurs in all ap-
plications, i.e. that is not variant (or application) dependent, has to
be considered n times. In the proposed approach, such processes
need to be considered only once during the synthesis of all applica-
tions. This decreases the total number of synthesis decisions to be
made. As a result, we expect a shorter overall design time.
As a larger example, we use an industrial reconﬁgurable video
system[3]. It consists of two parts, one process chain that performs
the actual computations and one controller process. The chain op-
erates on an video data stream, applies certain functions to the data
andoutputsthemodiﬁed stream. Each of thechainprocesseshasan
associated set of function variants, and the controller dynamically
switches between them in reaction to user requests. To simplify
matters, the chain of the example system in Figure 4 consists of
only two processes, P1 and P2. Process PControl models the con-
troller. The additional processes PIn and POut serve as valves for the
stream. They are necessaryto avoid buffer overﬂows and the output
of invalid images that may result from reconﬁguring P1 or P2.
At the occurrence of a user request, process PControl sends cer-
tain tokens to P1 and/or P2. These tokens contain information about
the selection of a new function variant. Since the following ex-
planations are identical for P1 and P2, only P1 is discussed. With
the concepts introduced in this paper, the modes and the activation
function of process P1 can be extractedfrom the individual function
variants. In this special case, the function variant selection is sensi-
tive to available tokens on the channel CReq 1. As previously men-
tioned, these tokens are generated by PControl. They additionally
have an associated tag. Depending on this single tag, the activation
function of P1 selects a particular mode that belongs to the new de-
sired function variant. This consequently results in reconﬁguration
of P1. Thereafter, P1 generates one token on channelCCon 1 to con-
ﬁrm its completion to PControl. The generation of this token is not
part of the reconﬁguration step but part of the selected mode. The
same applies to process P2. After the reception of conﬁrmations
from both processes, PControl is in its initial state again. To keep
state information from one execution to the next, PControl sends to-
kens to itself via feedback channelCCTRL.
As mentioned above, the valves prevent the chain from gener-
ating invalid images. This is done as follows. Together with the
‘reconﬁguration’-requests to P1 and P2, PControl sends ‘suspend’-
requests to the processes PIn and POut. While PIn simply destroys
all input video data in its ‘suspend’ mode, POut replaces all chain
output data by the last completely modiﬁed image. This suspend
mode ensures that no invalid images are produced. An image be-
comes invalid if either P1 or P2 or both are reconﬁgured during pro-
cessing that image. After the completion of the reconﬁguration of
P1 and P2 is conﬁrmed, PControl generates a ‘resume’-request token
on channelCIn. PIn receives this token and resumes execution in its
‘normal’ mode, that is passing all incoming video data to channelCVin
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Figure 4: Reconﬁgurable Video System
CV1. Additionally, it adds a certain tag to the ﬁrst image that has
passed after resuming. When this tag reaches POut, this process re-
sumes its ‘normal’ mode, too, and the reconﬁguration sequence is
over.
6 Conclusion
We have presented a novel approach for the representation and se-
lection of function variants. The approach considers function vari-
ants that are selected before the system operation and remain static
during the system’s execution (production and run-time variants) as
well as function variants that may be selected during run-time by a
higherlevelcomponent(as inreconﬁgurablearchitectures). All dif-
ferent types of variants are represented using the same constructs.
In contrast to previous approaches [6, 5], the constructs repre-
senting the variants do not degrade the optimization potential for
synthesis (no serialization of variants or tasks). Furthermore, the
decentralized nature of our approach facilitates the reuse of system
parts. Another beneﬁt is the capability to naturally model the pro-
cess of reconﬁguration of system parts.
A set of examples, including an industrial reconﬁgurable video
processing system, have been used to explain and validate our ap-
proach.
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